Computer-Aided Design Techniques for Low Power Sequential Logic Circuits : KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE - Jose Monteiro

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits

By: Jose Monteiro, Srinivas Devadas

Hardcover | 30 November 1996

At a Glance

Hardcover


$310.47

or 4 interest-free payments of $77.62 with

 or 

Aims to ship in 7 to 10 business days

When will this arrive by?
Enter delivery postcode to estimate

Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.

Other Editions and Formats

Paperback

Published: 12th October 2012

More in Computer Architecture & Logic Design

Robotics Goes MOOC : Interaction - Bruno Siciliano
Computer Systems 3ed : A Programmer's Perspective, Global Edition - David O'Hallaron
Building Microservices : Designing Fine-Grained Systems 2nd Edition - Sam Newman
Top-Down Network Design : 3rd edition - Priscilla Oppenheimer

RRP $117.95

$81.75

31%
OFF
Logic and Computer Design Fundamentals, Global Edition : 5th edition - Charles Kime
Robotics Goes Mooc : Design - Bruno Siciliano

$173.25

Robotics Goes MOOC : Impact - Bruno Siciliano

$193.50

Rust Atomics and Locks : Low-Level Concurrency in Practice - Mara Bos