Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

By: Gaurav Singh, Sandeep Kumar Shukla

Write A Review

Hardcover | 12 August 2010

At a Glance

Hardcover
184 Pages

Dimensions(cm)
23.5 x 15.88 x 1.91

Hardcover

$169.00

or 4 interest-free payments of $42.25 with

Ships in 5 to 7 business days

Human lives are getting increasingly entangled with technology, especially comp- ing and electronics. At each step we take, especially in a developing world, we are dependent on various gadgets such as cell phones, handheld PDAs, netbooks, me- cal prosthetic devices, and medical measurement devices (e.g., blood pressure m- itors, glucometers). Two important design constraints for such consumer electronics are their form factor and battery life. This translates to the requirements of reduction in the die area and reduced power consumption for the semiconductor chips that go inside these gadgets. Performance is also important, as increasingly sophisticated applications run on these devices, and many of them require fast response time. The form factor of such electronics goods depends not only on the overall area of the chips inside them but also on the packaging, which depends on thermal ch- acteristics. Thermal characteristics in turn depend on peak power signature of the chips. As a result, while the overall energy usage reduction increases battery life, peak power reduction in?uences the form factor. One more important aspect of these electronic equipments is that every 6 months or so, a newer feature needs to be added to keep ahead of the market competition, and hence new designs have to be completed with these new features, better form factor, battery life, and performance every few months. This extreme pressure on the time to market is another force that drives the innovations in design automation of semiconductor chips.

Shipping

	Standard Shipping	Express Shipping
Metro postcodes:	$9.99	$14.95
Regional postcodes:	$9.99	$14.95
Rural postcodes:	$9.99	$14.95

Orders over $79.00 qualify for free shipping.

How to return your order

At Booktopia, we offer hassle-free returns in accordance with our returns policy. If you wish to return an item, please get in touch with Booktopia Customer Care.

Additional postage charges may be applicable.

Defective items

If there is a problem with any of the items received for your order then the Booktopia Customer Care team is ready to assist you.

For more info please visit our Help Centre.

You Can Find This Book In

Non-Fiction Engineering & Technology Electronics & Communications Engineering Electronics Engineering Circuits & Components Science Physics Electricity Computing & I.T.Graphical & Digital Media Applications Computer-Aided Design CAD

Introduction	p. 1
Motivation	p. 1
High-Level Synthesis	p. 2
CDFG-Based High-Level Synthesis	p. 3
Esterel-Based High-Level Synthesis	p. 5
CAOS-Based High-Level Synthesis	p. 5
Low-Power Hardware Designs	p. 6
Power-Aware High-Level Synthesis	p. 7
Verification of Power-Optimized Hardware Designs	p. 9
Verification Using CAOS	p. 9
Problems Addressed	p. 10
Organization	p. 11
Related Work	p. 13
High-Level Synthesis	p. 13
C-Based Languages and Tools	p. 13
Other Languages and Tools	p. 14
Low-Power High-Level Synthesis	p. 14
Dynamic Power Reduction	p. 14
Peak Power Reduction	p. 17
Summary - Low-Power High-Level Synthesis Work	p. 18
Power Estimation Using High-Level Models	p. 18
Verification of High-Level Models	p. 21
SpecC	p. 21
SystemC	p. 22
Other Work	p. 23
Summary - High - Level Verification Work	p. 23
Background	p. 25
CDFG-Based High-Level Synthesis	p. 25
Concurrent Action-Oriented Specifications	p. 26
Concurrent Execution of Actions	p. 26
Mutual Exclusion and Conflicts	p. 27
Hardware Synthesis	p. 27
Example	p. 28
Power Components	p. 29
Average Power	p. 29
Transient Characteristics of Power	p. 30
Low-Power High-Level Synthesis	p. 30
Complexity Analysis of Algorithms	p. 31
NP-Completeness	p. 31
Approximation Algorithm	p. 31
Formal Methods for Verification	p. 32
Model Checking	p. 33
Low-Power Problem Formalization	p. 35
Definitions	p. 35
Other Details	p. 38
Schedule of a Design	p. 38
Re-scheduling of Actions	p. 39
Cost of a Schedule	p. 39
Low-Power Goal	p. 40
Factorizing an Action	p. 40
Formalization of Low-Power Problems	p. 41
Peak Power Problem	p. 41
Dynamic Power Problem	p. 41
Peak Power Problem is NP-Complete	p. 42
Dynamic Power Problem is NP-Complete	p. 42
Heuristics for Power Savings	p. 45
Basic Heuristics	p. 46
Peak Power Reduction	p. 46
Dynamic Power Reduction	p. 48
Example Applications	p. 50
Refinements of Above Heuristics	p. 53
Re-scheduling of Actions	p. 53
Factorizing and Re-scheduling of Actions	p. 57
Functional Equivalence	p. 59
Example Applications	p. 62
Complexity Analysis of Scheduling in CAOS-Based Synthesis	p. 65
Related Background	p. 66
Confluent Set of Actions	p. 66
Peak Power Constraint	p. 66
Scheduling Problems Without a Peak Power Constraint	p. 66
Selecting a Largest Non-conflicting Subset of Actions	p. 66
Constructing Minimum Length Schedules	p. 70
Scheduling Problems Involving a Power Constraint	p. 72
Packing Actions in a Time Slot Under Peak Power Constraint	p. 73
Maximizing Utility Subject to a Power Constraint	p. 75
Combination of Makespan and Power Constraint	p. 76
Approximation Algorithms for MM-PP	p. 79
Approximation Algorithms for MPP-M	p. 81
Dynamic Power Optimizations	p. 83
Related Background	p. 83
Clock-Gating of Registers	p. 83
Operand Isolation	p. 83
Clock-Gating of Registers	p. 84
Insertion of Gating Logic	p. 86
Other Versions of Algorithm 2	p. 90
Experiment and Results	p. 91
Algorithm 1	p. 91
Algorithm 2	p. 93
RTL Power Estimation	p. 98
Summary	p. 100
Peak Power Optimizations	p. 103
Related Background	p. 104
Formalization of Peak Power Problem	p. 106
Peak Power Reduction Algorithm	p. 107
Handling Combinational Path Dependencies	p. 108
Experiments and Results	p. 110
Designs	p. 110
Gate-Level Average Power and Peak Power Comparisons	p. 111
Effects on Latency, Area, and Energy	p. 111
RTL Activity Reduction	p. 112
Summary	p. 113
Issues Related to Proposed Algorithm	p. 113
Verifying Peak Power Optimizations Using SPIN Model Checker	p. 115
Related Background	p. 116
Formal Description of CAOS-Based High-Level Synthesis	p. 118
Hardware Description	p. 118
Scheduling of Actions	p. 119
Correctness Requirements for CAOS Designs	p. 122
AOA Semantics	p. 122
Concurrent Semantics	p. 122
Comparing Two Implementations	p. 123
Converting CAOS Model to PROMELA Model	p. 124
Why SPIN?	p. 124
Generating PROMELA Variables and Processes	p. 124
Adding Scheduling Information to PROMELA Model	p. 124
Sample PROMELA Models	p. 126
Formal Verification Using SPIN	p. 128
Verifying Correctness Requirement 1 (CR-1)	p. 128
Verifying Correctness Requirement 2 (CR-2)	p. 128
Verifying Correctness Requirement 3 (CR-3)	p. 129
Sample Experiments	p. 130
Summary	p. 131
Epilogue	p. 141
References	p. 145
Index	p. 151
Table of Contents provided by Ingram. All Rights Reserved.

Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

At a Glance

Hardcover

Shipping

How to return your order

Defective items

You Can Find This Book In

More in Circuits & Components

Open Circuits

The Inner Beauty of Electronic Components

Make : Analog Synthesizers

A modern approach to old-school sound synthesis

Circuits and Systems

A Modern Approach

Recent Advances in Compact Antennas

Encyclopedia of Electronic Components

Resistors, Capacitors, Inductors, Semiconductors, Electromagnetism

Make: More Electronics

Journey Deep into the World of Logic Chips, Amplifiers, Sensors, and Randomicity

Learning the Art of Electronics

A Hands-On Lab Course

Make: Electronic Music from Scratch

A Beginner's Guide to Homegrown Audio Gizmos

Encyclopedia of Electronic Components Volume 2

Introductory Circuit Analysis, Global Edition

14th Edition

Make: Electronics, 3e

Learning by Discovery: A hands-on primer for the new electronics enthusiast

The Audio Circuits Cookbook

Building Blocks and Tools to Design Professional Audio Devices

Getting Started with Soldering

A Hands-On Guide to Making Electrical and Mechanical Connections

Smart Grids

Sustainable Energy Systems

Signal Integrity in Digital Systems

Principles and Practice

Electricity for the Entertainment Electrician and Technician

Electricity, Power Distribution, and Electrical Safety for the Stage and Set

Electricity for the Entertainment Electrician and Technician

Electricity, Power Distribution, and Electrical Safety for the Stage and Set

Bridge Structural Health Monitoring

The Truss Bridge Management System

IET Wiring Regulations

Electric Wiring for Domestic Installers

Digital Design and Computer Architecture

2nd Edition

Electronic Devices, Global Edition

Tiny Machine Learning Techniques for Constrained Devices

5G and Beyond Wireless Networks

Technology, Network Deployments, and Materials for Antenna Design

Advanced Field-Effect Transistors

Theory and Applications

This product is categorised by