System-level Test and Validation of Hardware/Software Systems

By: Matteo Sonza Reorda (Editor), Zebo Peng (Editor), Massimo Violante (Editor)

Write A Review

Paperback | 10 November 2010

At a Glance

Paperback
192 Pages

Dimensions(cm)
23.39 x 15.6 x 1.04

Paperback

$169.00

or 4 interest-free payments of $42.25 with

or

Ships in 5 to 7 business days

New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers.

SOC is also reshaping approaches to test and validation activities. These are beginning to migrate from the traditional register-transfer or gate levels of abstraction to the system level. Until now, test and validation have not been supported by system-level design tools so designers have lacked the infrastructure to exploit all the benefits stemming from the adoption of the system level of abstraction. Research efforts are already addressing this issue.

This monograph provides a state-of-the-art overview of the current validation and test techniques by covering all aspects of the subject including:

modeling of bugs and defects;
stimulus generation for validation and test purposes (including timing errors;
design for testability.

Shipping

	Standard Shipping	Express Shipping
Metro postcodes:	$9.99	$14.95
Regional postcodes:	$9.99	$14.95
Rural postcodes:	$9.99	$14.95

Orders over $79.00 qualify for free shipping.

How to return your order

At Booktopia, we offer hassle-free returns in accordance with our returns policy. If you wish to return an item, please get in touch with Booktopia Customer Care.

Additional postage charges may be applicable.