Booktopia has been placed into Voluntary Administration. Orders have been temporarily suspended, whilst the process for the recapitalisation of Booktopia and/or sale of its business is completed, following which services may be re-established. All enquiries from creditors, including customers with outstanding gift cards and orders and placed prior to 3 July 2024, please visit https://www.mcgrathnicol.com/creditors/booktopia-group/

Three-Dimensional Integrated Circuit Design

EDA, Design and Microarchitectures

By: Yuan Xie, ?Jingsheng Jason Cong, ?Sachin Sapatnekar

Write A Review

eBook | 23 May 2016 | Edition Number 1

At a Glance

Format
ePUB

eBook

RRP $239.00

$215.99

10%OFF

or 4 interest-free payments of $54.00 with

Instant Digital Delivery to your Booktopia Reader App

We live in a time of great change. In the electronics world, the last several decades have seen unprecedented growth and advancement, described by Moore's law. This observation stated that transistor density in integrated circuits doubles every 1. 5-2 years. This came with the simultaneous improvement of individual device perf- mance as well as the reduction of device power such that the total power of the resulting ICs remained under control. No trend remains constant forever, and this is unfortunately the case with Moore's law. The trouble began a number of years ago when CMOS devices were no longer able to proceed along the classical scaling trends. Key device parameters such as gate oxide thickness were simply no longer able to scale. As a result, device o- state currents began to creep up at an alarming rate. These continuing problems with classical scaling have led to a leveling off of IC clock speeds to the range of several GHz. Of course, chips can be clocked higher but the thermal issues become unmanageable. This has led to the recent trend toward microprocessors with mul- ple cores, each running at a few GHz at the most. The goal is to continue improving performance via parallelism by adding more and more cores instead of increasing speed. The challenge here is to ensure that general purpose codes can be ef?ciently parallelized. There is another potential solution to the problem of how to improve CMOS technology performance: three-dimensional integrated circuits (3D ICs).