Track My Order
Help Centre
1300 187 187
Likes
My Wish ListsLogin / Join
Booktopia
Australia's local bookstore

0 Item

Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip - Pascal Meinerzhagen

eTEXT

Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

By: Pascal Meinerzhagen, Adam Teman, Robert Giterman, Noa Edri, Alexander Fish

eText | 6 July 2017

At a Glance

eText

$159.01

or 4 interest-free payments of $39.75 with

 or 

Instant online reading in your Booktopia eTextbook Library *

Read online on
Desktop
Tablet
Mobile

Not downloadable to your eReader or an app

Why choose an eTextbook?

Instant Access *

Purchase and read your book immediately

Read Aloud

Listen and follow along as Bookshelf reads to you

Study Tools

Built-in study tools like highlights and more

* eTextbooks are not downloadable to your eReader or an app and can be accessed via web browsers only. You must be connected to the internet and have no technical issues with your device or browser that could prevent the eTextbook from operating.

This book pioneers the field of gain-cell embedded DRAM (GC-eDRAM) design for low-power VLSI systems-on-chip (SoCs). Novel GC-eDRAMs are specifically designed and optimized for a range of low-power VLSI SoCs, ranging from ultra-low power to power-aware high-performance applications. After a detailed review of prior-art GC-eDRAMs, an analytical retention time distribution model is introduced and validated by silicon measurements, which is key for low-power GC-eDRAM design. The book then investigates supply voltage scaling and near-threshold voltage (NTV) operation of a conventional gain cell (GC), before presenting novel GC circuit and assist techniques for NTV operation, including a 3-transistor full transmission-gate write port, reverse body biasing (RBB), and a replica technique for optimum refresh timing. Next, conventional GC bitcells are evaluated under aggressive technology and voltage scaling (down to the subthreshold domain), before novel bitcells for aggressively scaled CMOS nodes and soft-error tolerance as presented, including a 4-transistor GC with partial internal feedback and a 4-transistor GC with built-in redundancy.

Read online on
Desktop
Tablet
Mobile

You Can Find This eBook In

Non-FictionEngineering & TechnologyElectronics & Communications EngineeringElectronics EngineeringCircuits & ComponentsComputing & I.T.Computer HardwareStorage Media & Peripherals

More in Circuits & Components

Electromagnetics - steffano torres

eBOOK

Electromagnetics

eBook

$4.99

Arduino Workshop - mark davies

eBOOK

Arduino Workshop

eBook

$6.99

Handbook of Computer Architecture - Anupam Chattopadhyay

eBOOK

Handbook of Computer Architecture

eBook

RRP $969.00

$872.99

10%
OFF

This product is categorised by