Low-Power Variation-Tolerant Design in Nanometer Silicon - Swarup Bhunia

Low-Power Variation-Tolerant Design in Nanometer Silicon

By: Swarup Bhunia

eText | 10 November 2010

At a Glance

eText


$189.00

or 4 interest-free payments of $47.25 with

 or 

Instant online reading in your Booktopia eTextbook Library *

Read online on
Desktop
Tablet
Mobile

Not downloadable to your eReader or an app

Why choose an eTextbook?

Instant Access *

Purchase and read your book immediately

Read Aloud

Listen and follow along as Bookshelf reads to you

Study Tools

Built-in study tools like highlights and more

* eTextbooks are not downloadable to your eReader or an app and can be accessed via web browsers only. You must be connected to the internet and have no technical issues with your device or browser that could prevent the eTextbook from operating.

Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. We consider both logic and memory design aspects and cover modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. This book will discuss current industrial practices and emerging challenges at future technology nodes.

Read online on
Desktop
Tablet
Mobile

More in Circuits & Components

Digital Electronics - Knowledge Flow

eBOOK

Designing Electronics That Work - Hunter Scott

eBOOK

RRP $69.92

$55.99

20%
OFF